# Voltage Reference Design for Precision Successive-Approximation ADCs

# By Alan Walsh

The overall precision of a high-resolution, successive-approximation ADC depends on the accuracy, stability, and drive capability of its voltage reference. The switched capacitors on the ADC's reference input present a dynamic load, so the reference circuit must be able to handle time- and throughput-dependent currents. Some ADCs integrate the reference and reference buffer on chip, but these may not be optimal in terms of power or performance—and the best performance can usually be achieved with an external reference circuit. This article looks at the challenges and requirements involved with the reference circuit design.

#### **Reference Input**

A simplified schematic of a successive-approximation ADC is shown in Figure 1. During the sampling interval, the capacitive DAC is connected to the ADC input, and a charge proportional to the input voltage is stored on its capacitors. When the conversion starts, the DAC is disconnected from the input. The conversion algorithm successively switches each bit to the reference or ground. Charge redistribution on the capacitors causes current to be drawn from or sunk by the reference. This dynamic current load is a function of both the ADC throughput rate and the internal clock that controls the bit trials. The most significant bits (MSBs) hold the most charge and require the most current.



Figure 1. Simplified schematic of a 16-bit successive-approximation ADC.

Figure 2 shows the dynamic current load on the reference input of the AD7980, 16-bit, 1-MSPS, PulSAR<sup>®</sup> successive-approximation ADC. The measurement was made by observing the voltage drop across a 500- $\Omega$  resistor placed between the reference source and the reference pin. The plot shows current spikes of up to 2.5 mA, along with smaller spikes spread over the conversion.



Figure 2. AD7980 dynamic reference current.

To supply this current, while keeping the reference voltage free of noise, place a high value, low ESR reservoir capacitor, typically 10  $\mu$ F or more, as close as possible to the reference input. A larger capacitor will further smooth the current load and reduce the burden on the reference circuit, but stability becomes an issue with very large capacitors. The reference must be capable of supplying the average current needed to top up the reference capacitor without causing the reference voltage to droop significantly. In ADC data sheets, the average reference input current is typically specified at a particular throughput rate. For example, the AD7980 data sheet specifies the average reference current to be 330 µA typical at 1 MSPS with a 5-V reference. No current is drawn between conversions, so the reference current scales linearly with throughput, dropping to 33 µA at 100 kSPS. The reference—or reference buffer—must have low enough output impedance at the highest frequency of interest to maintain the voltage at the ADC input without a significant current-induced voltage drop.

# **Reference Output Drive**

Figure 3 shows a typical reference circuit. The voltage reference may integrate a buffer that has sufficient drive current, or a suitable op amp can be used as a buffer. To avoid conversion errors, the average current required at a particular throughput should not cause the reference voltage to droop more than  $\frac{1}{2}$  LSB. This error will be most pronounced during a burst conversion, as the reference load will go from zero to the average reference current at that throughput.



Figure 3. Typical precision successive-approximation ADC reference circuit.

Using the AD7980 16-bit ADC with  $I_{REF} = 330 \ \mu A$  and  $V_{REF} = 5V$  as an example to determine whether a reference has sufficient drive capability, the maximum allowed output impedance for a  $\frac{1}{2}$  LSB voltage drop is

$$R_{o_{max}} = \frac{V_{half_{lsb}}}{I_{REF}} = \frac{\frac{5 V}{2^{16+1}}}{330 \,\mu A} = 0.115 \,\Omega$$

Most voltage references don't specify output impedance, but they do specify load regulation, usually in ppm/mA. To convert to output impedance, multiply by the reference voltage and divide by 1000. For example, the ADR435 ultralow-noise XFET<sup>®</sup> 5-V reference specifies load regulation of 15 ppm/mA maximum when sourcing current. Converting to ohms gives

$$R_{o} = \frac{5 \text{ V} \times 15 \text{ ppm/mA}}{1000} = 0.075 \,\Omega$$

So, the ADR435 should be suitable from an output impedance perspective. It can source up to 10 mA, which is more than enough to handle the 330- $\mu$ A average reference current. When the ADC input voltage exceeds the reference voltage, even momentarily, it can inject current into the reference, so the reference must also be

able to sink some current. Figure 4 shows the diode connection between the ADC and reference inputs that can cause current flow into the reference during an input overrange condition. Unlike some older references, the ADR435 can sink 10 mA.



Figure 4. AD7980 analog input structure.

As the reference current requirement scales linearly with throughput, a higher output impedance (lower power) reference may be acceptable at lower throughput rates, or when using ADCs with lower throughput, such as the 500 kSPS AD7988-5 or 100 kSPS AD7988-1 ( $I_{REF} = 250 \mu$ A). The maximum output impedance can be calculated with the reduced reference current. Note that these equations should only be used as guidelines, and the selected reference should be tested for drive capability in hardware.

A reference buffer can be used when the drive of the chosen reference is insufficient, or when a micropower reference is preferred. This can be implemented with a suitable op amp in a unity-gain configuration. The op amp must have low noise and suitable output drive capability, and it must be stable with a large capacitive load. It must also be able to supply the necessary current. Op amp output impedance is not generally specified but can often be determined from output impedance vs. frequency plots, as shown in Figure 5 for the AD8031 80-MHz rail-to-rail op amp.



Figure 5. AD8031 R<sub>OUT</sub> vs. frequency.

The output impedance is less than 0.1  $\Omega$  below 100 kHz and less than 0.05  $\Omega$  at dc, so this is a good choice in terms of output drive for our example of driving the AD7980 at 1 MSPS. Maintaining low output impedance over a wide frequency range is important for driving the reference input. The reservoir capacitor will never completely smooth out the current draw at the reference input, even with a large capacitor. The frequency content of the current ripple will be a function of the throughput and the input signal bandwidth. The large reservoir capacitor handles the high-frequency throughput-dependent current while the reference buffer must be able to maintain low impedance up to the maximum input signal frequency—or to a frequency where the reservoir capacitor impedance becomes low enough to supply the necessary current. Typical plots in reference data sheets show output impedance vs. frequency and should be taken into consideration when choosing the reference.

The AD8031 is a good choice, as it is stable with capacitive loads greater than 10  $\mu$ F. Other op amps, such as the ADA4841, will also be stable with large capacitors, as they mainly have to drive a stable dc level, but particular op amps must be tested to determine their behavior when loaded. It is not a good idea to use a series resistor before the capacitor to maintain stability, as this will increase the output impedance.

A reference buffer is very useful for driving multiple ADCs from one reference, as is the case in simultaneous-sampling applications, such as that shown in Figure 6.



Figure 6. Reference circuit driving multiple ADCs.

Each ADC reference input has its own reservoir capacitor placed as close as possible to the reference input pin. The trace from each reference input is routed back to a star connection at the output of the reference buffer to minimize crosstalk effects. Reference buffers that have low output impedance and high output current capability can drive many ADCs, depending on their current requirements. Note that the buffer must also be stable with the extra capacitance associated with multiple reference capacitors.

# **Noise and Temperature Drift**

Once the drive capability has been determined, we must ensure that the noise from the reference circuit does not affect the ADC's performance. To preserve the signal-to-noise ratio (SNR) and other specifications, we must keep the noise contribution from the reference to a fraction (ideally 20% or less) of the ADC noise. The AD7980 specifies 91-dB SNR with a 5-V reference. Converting to rms gives

$$\frac{5V}{2\sqrt{2}} \times 10^{\frac{-91dB}{20}} = 50 \,\mu V \,rms$$

Thus, the reference circuit should have less than 10  $\mu$ V rms noise to have minimal impact on the SNR. The noise specification for references and op amps is typically split into two parts: low-frequency (1/f) noise and wideband noise. Combining the two will give the total noise contribution of the reference circuit. Figure 7 shows a typical noise vs. frequency plot for the ADR431 2.5-V reference.



Figure 7. ADR431 noise with compensation network.

The ADR435 compensates its internal op amp to drive large capacitive loads and avoid noise peaking, making it very attractive for use with ADCs. This is explained in greater detail in the data sheet. With a 10  $\mu$ F capacitor, it specifies 8  $\mu$ V p-p 1/f (0.1 Hz to 10 Hz) noise and 115 nV/ $\sqrt{Hz}$  wideband noise spectral density. The estimated noise bandwidth is 3 kHz. To convert the 1/f noise from peak-to-peak to rms, divide by 6.6 to get

$$\frac{8\,\mu\text{Vp}-\text{p}}{6.6} = 1.2\,\mu\text{V}\,\text{rms}$$

Next, calculate the wideband noise contribution using the estimated bandwidth with a 10  $\mu F$  capacitor. The effective bandwidth will be given by

$$\frac{\pi}{2}$$
 × 3 kHz = 4.7 kHz

Use this effective bandwidth to calculate the rms wideband noise

$$115 \,\mathrm{nV}/\sqrt{\mathrm{Hz}} \times \sqrt{4.7 \,\mathrm{kHz}} = 7.9 \,\mathrm{\mu V} \,\mathrm{rms}$$

The total rms noise is the root sum square of the low-frequency noise and the wideband noise

$$\sqrt{(1.2 \,\mu V \,\mathrm{rms})^2 + (7.9 \,\mu V \,\mathrm{rms})^2} = 8 \,\mu V \,\mathrm{rms}$$

This is less than 10  $\mu$ V rms, so it won't significantly impact the ADC's SNR. These calculations can be used to estimate the noise contribution of the reference to determine its suitability, but this will need to be verified on the bench with real hardware.

The same analysis can be used to calculate the noise contribution if a buffer is used after the reference. The AD8031, for example, has 15 nV/ $\sqrt{Hz}$  noise spectral density. With a 10- $\mu$ F capacitor on its output, its measured bandwidth is reduced to about 16 kHz. Using this bandwidth and noise density, and ignoring the 1/f noise, the noise contribution will be 2.4  $\mu$ V rms. The reference buffer noise can be root sum squared with the reference noise to arrive at a total noise estimate. Generally the reference buffer should have a noise density much less than that of the reference.

When using a reference buffer, it is possible to band limit the noise from the reference even further by adding an RC filter with a very

low cutoff frequency to the output of the reference, as shown in Figure 8. This can be useful, considering the reference is usually the dominant source of noise.



Figure 8. Voltage reference with RC filtering.

Some other important considerations for choosing a reference are initial accuracy and temperature drift. The initial accuracy is specified in percent or mV. Many systems allow for calibration, so initial accuracy is not as important as drift, which is typically specified in ppm/°C or  $\mu$ V/°C. Most good references have less than 10 ppm/°C drift, and the ADR45xx family drives drift down to a couple of ppm/°C. This drift must be incorporated into the system's error budget.

#### **Troubleshooting Reference Issues**

A poorly designed reference circuit can cause serious conversion errors. The most common manifestation of a reference issue is repeated or "stuck" codes from the ADC. This happens when noise on the reference input is large enough to cause the ADC to make an incorrect bit decision. This may show up as the same code being repeated many times, even though the input is changing, or a repeated string of ones or zeros in the less significant bits, as shown in Figure 9. The areas circled in red show where the ADC gets stuck, repeatedly returning the same code. The problem generally gets worse near full scale because the reference noise has a greater impact on the more significant bit decisions. Once an incorrect bit decision has been made, the remaining bits become filled with ones or zeros.



Figure 9. "Stuck" codes in ADC transfer function.

The most common reasons for these "stuck" bits are the size and placement of the reference capacitor, insufficient drive strength of the reference/reference buffer, or poor selection of the reference/ reference buffer, resulting in excess noise. It is critical to place the reservoir capacitor close to the ADC's reference input pin, using wide traces to connect it, as shown in Figure 10. The capacitor should have a low impedance path to ground using multiple vias to the ground plane. If the reference has a dedicated ground, the capacitor should be connected close to that pin using wide traces. Because the capacitor acts as a charge reservoir, it needs to be large enough to limit droop and must have low ESR. Ceramic capacitors with X5R dielectric are a good choice. Typical values are in the 10  $\mu$ F to 47  $\mu$ F range, but smaller values can sometimes be tolerated depending on the current requirements of the ADC.



Figure 10. Typical reference capacitor layout.

Insufficient drive strength is another issue, especially if low-power references or micropower reference buffers are used, as these typically have much higher output impedances that increase dramatically with frequency. This is particularly true when using higher throughput ADCs, as the current requirement is higher than at lower throughputs.

Excessive noise from either the reference or reference buffer, relative to the LSB size of the converter, can also result in stuck codes, so the voltage noise of the reference circuit must remain a small fraction of the LSB voltage.

#### Conclusion

This article showed how to design a reference circuit for precision successive-approximation ADCs and highlighted how to identify some of their common problems. The calculations presented are a means to estimate the reference circuit drive strength and noise requirements so that a greater probability of success can be realized when testing the circuit in hardware.

# References

AN-931 Application Note. "Understanding PulSAR ADC Support Circuitry."

Kester, Walt. Data Conversion Handbook, Chapter 7. "Data Converter Support Circuits."

Kester, Walt. "Which ADC Architecture Is Right for Your Application?" *Analog Dialogue*. Volume 39, Number 2, 2005.

Walsh, Alan. "Front-End Amplifier and RC Filter Design for a Precision SAR Analog-to-Digital Converter." *Analog Dialogue*. Volume 46, Number 4, 2012.

#### Author

Alan Walsh [alan.walsh@analog.com] is an applications engineer at Analog Devices. He joined ADI in 1999 and works in the Precision Converters Applications Group in Wilmington, Massachusetts. He graduated with a BEng in electronic engineering from University College Dublin.

