



Integrated Power Solutions for Xilinx FPGAs

Modern high performance FPGA-based systems require an increasing number of dedicated rails supplying core, I/O, memory, PLL, and precision analog voltages. Typical FPGA-based systems today make use of standalone switching regulators and LDOs; but, as board area continues to shrink as end product form factors shrink, this complicates the task of designing more efficient power management solutions for powering FPGAs. Combining multiple switching regulators and LDOs into a single package enables very small, flexible, highly efficient power management solutions for powering FPGAs and precision analog components with the highest system reliability.

Ultrasmall 12 V/5 V Quad Buck + LDO in LFCSP



ADP505x Solution Size Only 28.3 mm × 21.2 mm



Fixed and Adjustable Output Voltages


Wide Range of Switching Frequency Operation (250 kHz to 1.4 MHz)

Resistor Programmable Current Limit on Buck 1 and Buck 2 (4 A, 2.5 A, 1.2 A)

Simple Power Supply Sequencing

Frequency Synchronization Input or Output

LDO or POR/WDI Options



ADP5052—NON I²C VERSION

XPE Power Estimation—Usage Case for Spartan-6

Xilinx FPGA Selection		Power Estimation ¹													
Family	Logic Elements	Clock Low Speed	Low Speed Logic Used	Toggle Rate	Clock High Speed	High Speed Logic Used	Toggle Rate	DSP/Instances	RAM Blocks	RAM Clock	Outputs	I/O Toggle Rate	Out Load	XCVR Freq	XCVR Channels
Spartan-6	< 150k	100 MHz	40%	12.50%	600 MHz	15.00%	12.50%	36 × 36_Mult/80	150	100	150	50 MHz	30 pF	N/A	N/A
Spartan-6 with XCVR	< 150k	100 MHz	40%	12.50%	600 MHz	15.00%	12.50%	36 × 36_Mult/80	150	300	150	50 MHz	30 pF	4	1.25 GHz

FPGA Power Consumption Derived from Spreadsheet ²				
ICCINT + ICC	ICCI0 + ICCPD + ICCPD	ICCAUX	MGT_VCC_PLL	MGT_Tx_Rx
1.658 A (@ 1.2 V)	0.039 A (@ 3.3 V)	0.051 A (@ 2.5 V)	N/A	N/A
1.82 A (@ 1.2 V)	0.039 A (@ 3.3 V)	0.086 A (@ 2.5 V)	0.29 A (@ 1.2 V)	0.18 A (@ 1.2 V)


¹ Power requirement derived from Xilinx XPE 13.3—the spreadsheet assumes at least 50% of resources occupation with 12.5% toggle rate. The core current is kept below the maximum driving capability of the suggested μ PMU.


² The proposed μ PMU supplies three FPGA rails: VCCINT, VCCI0, and VCCAUX from Buck 1, Buck 2, and Buck 3, respectively. Buck 2 and Buck 3 have spare power to power external peripheral devices and static or low power DDR memories. Only one I/O supply voltage is considered; multiple I/O banks with different voltage levels can be supported.

Bill of Materials for the ADP5050 Powering Xilinx Spartan-6

Reference	Quantity	Value	Part Number	Vendor	Footprint (mm)	Notes
U1	1	5-channel micro PMU	ADP5050ACPZ	ADI	7.0 × 7.0 × 0.75 QFN	
C17, C18, C19, C20	4	1 μ F, X5R, 6.3 V	GRM155R60J105KE19D	Murata	0402	
C2, C6, C10, C14	4	0.1 μ F, X5R, 16 V	GRM155R61C104KA88D	Murata	0402	
C1, C5, C9, C13	4	10 μ F, X5R, 25 V	GRM219R61E106KA12	Murata	0805	
C4, C8	2	47 μ F, X5R, 6.3 V	GRM21BR60J476ME15	Murata	0805	
C12, C15	2	22 μ F, X5R, 6.3 V	GRM188R60J226MEAO	Murata	0603	
C3, C7, C11, C16	4	2.2 nF, X5R, 25 V	GRM155R61E222KA01D	Murata	0402	
Q1 (Q2)	1	Dual N-FETs, 20 V, 5 A, 54 m Ω	FDMA1024NZ	Fairchild	2.0 × 2.0 × 0.8 QFN	
		Dual N-FETs, 20 V, 3.4 A, 45 m Ω	IRLHS6276	IR	2.0 × 2.0 × 0.8 QFN	
		Dual N-FETs, 20 V, 4.5 A, 46 m Ω	SIA906EDJ	Vishay	2.0 × 2.0 × 0.8 QFN	
L1, L2	2	2.2 μ H, 3.7 A, 21 m Ω	XFL4020-222ME	Coilcraft	4.0 × 4.0 × 2.0	
		2.2 μ H, 3.0 A, 42 m Ω	NRS4018T-2R2MDGJ	Taiyo Yuden	4.0 × 4.0 × 1.8	
L3, L4	2	4.7 μ H, 2.7 A, 57 m Ω	XFL4020-472ME	Coilcraft	4.0 × 4.0 × 2.0	
		4.7 μ H, 2.0 A, 70 m Ω	NRS4018T-4R7MDGJ	Taiyo Yuden	4.0 × 4.0 × 1.8	
R21	1	38.4 k Ω , resistor, 1%		Various	0402	
R4, R8	2	No assembly		Various	0402	
R1, R2, R5, R6, R9, R10, R12, R13, R15, R16	10	Resistor, 1%		Various	0402	Value depends on output voltage setting
R3, R7, R11, R14	4	10 k Ω , resistor, 5%		Various	0402	
R17, R18, R19, R20	4	10 k Ω , resistor, 5%		Various	0402	Optional for I ² C Interface

Simplified Applications Diagram for the ADP5050 Powering Xilinx Spartan-6





ADP5052 - NON I²C VERSION

XPE Power Estimation—Use Cases for Artix-7/Kintex-7

Xilinx FPGA Selection		Power Estimation Conditions—Xilinx XPower v14.3 ¹													
Family	Logic Elements	Clock Low Speed	Low Speed Logic Used	Toggle Rate	Clock High Speed	High Speed Logic Used	Toggle Rate	DSP/Slices	BRAM Blocks	RAM Clock	Outputs	I/O Toggle Rate	Out Load	XCVR Freq	XCVR Channels
Kintex-7	326k or less	100 MHz	40%	25.00%	600 MHz	15.00%	12.50%	500 @ 400 MHz	500	400 MHz	200	100 MHz	10 pF	4	3 GHz
Kintex-7	478k or less	100 MHz	35%	25.00%	600 MHz	10.00%	12.50%	1000 @ 400 MHz	1000	400 MHz	200	100 MHz	10 pF	4	5 GHz
Virtex-7	978k or less	100 MHz	40%	25.00%	600 MHz	10.00%	12.50%	1000 @ 400 MHz	1500	400 MHz	200	100 MHz	10 pF	8	10 GHz

FPGA Power Consumption Derived from Spreadsheet				
ICCINT ²	ICCIO_V15 (DDR3 Support)	ICCAUX, ICCO_V18 ³	IMGT_AVCC	IMGT_AVTT
3.15 A (@ 1.2 V)	0.1 A (@ 1.5 V)	0.32 A (@ 1.8 V)	0.511 A (@ 1.0 V)	0.36 A (@ 1.2 V)
4.23 A (@ 1.0 V)	0.1 A (@ 1.5 V)	0.32 A (@ 1.8 V)	0.57 A (@ 1.0 V)	0.31 A (@ 1.2 V)
7.65 A (@ 1.0 V)	0.1 A (@ 1.5 V)	0.32 A (@ 1.8 V)	1 A (@ 1.05 V)	0.36 A (@ 1.2 V)

¹ Power requirement derived from Xilinx XPE 14.3—the spreadsheet assumes at least 50% of resources occupation.


² 4 A to 8 A core current requirement can be achieved by connecting the ADP505x Buck 1 and Buck 2 in interleaved configuration (see Virtex-7 application diagram).


³ Assumes 1.8 V I/O domain and DDR3 control interface; assumes external DDR3 VTT termination driver.

Bill of Materials for the ADP5050 Powering Xilinx Artix-7/Kintex-7

Reference	Quantity	Value	Part Number	Vendor	Footprint (mm)	Notes
U1	1	5-channel micro PMU	ADP5050ACPZ	ADI	7.0 × 7.0 × 0.75 QFN	
U2	1	Dual 300 mA LDO	ADP223ACPZ	ADI	2.0 × 2.0 × 0.55 QFN	
C17, C18, C19, C20, C21, C22, C23	7	1 μF, X5R, 6.3 V	GRM155R60J105KE19D	Murata	0402	
C2, C6, C10, C14	4	0.1 μF, X5R, 16 V	GRM155R61C104KA88D	Murata	0402	
C1, C5, C9, C13	4	10 μF, X5R, 25 V	GRM219R61E106KA12	Murata	0805	
C4, C8, C24, C25	4	47 μF, X5R, 6.3 V	GRM21BR60J476ME15	Murata	0805	
C12, C15	2	22 μF, X5R, 6.3 V	GRM188R60J226MEA0	Murata	0603	
C3, C7, C11, C16	4	2.2 nF, X5R, 25 V	GRM155R61E222KA01D	Murata	0402	
Q1 (Q2)	1	Dual N-FETs, 20 V, 25 A, 16 mΩ	Si7232DN	Vishay	3.3 × 3.3 × 1.0 QFN	
		Dual N-FETs, 30 V, 23 A, 25 mΩ	Si7228DN	Vishay	3.3 × 3.3 × 1.0 QFN	
		Dual N-FETs, 30 V, 10 A, 20 mΩ	IRFHM8364	IR	3.3 × 3.3 × 0.9 QFN	
L1, L2	2	2.2 μH, 15.9 A, 12.7 mΩ	XAL6030-222ME	Coilcraft	6.0 × 6.0 × 3.0	
		2.3 μH, 6.4 A, 22 mΩ	NRS6045-2R3NMGK	Taiyo Yuden	6.0 × 6.0 × 4.5	
L3, L4	2	4.7 μH, 2.7 A, 57 mΩ	XFL4020-472ME	Coilcraft	4.0 × 4.0 × 2.0	
		4.7 μH, 2.0 A, 70 mΩ	NRS4018T-4R7MDGJ	Taiyo Yuden	4.0 × 4.0 × 1.8	
R21	1	38.4 kΩ, resistor, 1%		Various	0402	
R4, R8	2	22 kΩ, resistor, 5%		Various	0402	
R1, R2, R5, R6, R9, R10, R12, R13, R15, R16, R22, R23, R24, R25	14	Resistor, 1%		Various	0402	Value depends on output voltage setting
R3, R7, R11, R14	4	10 kΩ, resistor, 5%		Various	0402	
R17, R18, R19, R20	4	10 kΩ, resistor, 5%		Various	0402	Optional for I ² C Interface

Simplified Applications Diagram for the ADP5050 Powering Xilinx Artix-7/Kintex-7





ADP5052—NON I²C VERSION

XPE Power Estimation—Use Cases for Virtex-7

Xilinx FPGA Selection		Power Estimation Conditions—Xilinx XPower v14.3 ¹													
Family	Logic Elements	Clock Low Speed	Low Speed Logic Used	Toggle Rate	Clock High Speed	High Speed Logic Used	Toggle Rate	DSP/Slices	BRAM Blocks	RAM Clock	Outputs	I/O Toggle Rate	Out Load	XCVR Freq	XCVR Channels
Virtex-7	978k or less	100 MHz	40%	25.00%	600 MHz	10.00%	12.50%	1000 @ 400 MHz	1500	400 MHz	200	100 MHz	10 pF	8	10 GHz

FPGA Power Consumption Derived from Spreadsheet				
ICCINT ²	ICCI0_1V5 (DDR3 Support)	ICCAUX, ICC0_1V8	IMGT_AVCC ³	IMGT_AVTT
7.65 A (@ 1.0 V)	0.1 A (@ 1.5 V)	0.32 A (@ 1.8 V)	1 A (@ 1.05 V)	0.36 A (@ 1.2 V)

¹ Power requirement derived from Xilinx XPE 14.3—the spreadsheet assumes at least 50% of resources occupation.


² 4 A to 8 A core current requirement can be achieved by connecting the ADP505x Buck 1 and Buck 2 in interleaved configuration (see Virtex-7 application diagram).


³ Assumes 1.8 V I/O domain and DDR3 control interface, assumes external DDR3 VTT termination driver.

Bill of Materials for the ADP5050 Powering Xilinx Virtex-7


Reference	Quantity	Value	Part Number	Vendor	Footprint (mm)	Notes
U1	1	5-channel micro PMU	ADP5050ACPZ	ADI	7.0 × 7.0 × 0.75 QFN	
U2	1	Dual 300 mA LDO	ADP223ACPZ	ADI	2.0 × 2.0 × 0.55 QFN	
U3	1	20 V, 4 A Buck Regulator	ADP2384ACPZN	ADI	4.0 × 4.0 × 0.75 QFN	
C17, C18, C19, C20, C21, C22, C23	7	1 μF, X5R, 6.3 V	GRM155R60J105KE19D	Murata	0402	
C2, C6, C10, C14	4	0.1 μF, X5R, 16 V	GRM155R61C104KA88D	Murata	0402	
C1, C5, C9, C13	4	10 μF, X5R, 25 V	GRM219R61E106KA12	Murata	0805	
C4, C8	2	100 μF, X5R, 6.3 V	GRM31CR60J107ME39	Murata	1206	
C12, C15	2	22 μF, X5R, 6.3 V	GRM188R60J226MEAO	Murata	0603	
C3, C7, C11, C16	4	2.2 nF, X5R, 25 V	GRM155R61E222KA01D	Murata	0402	
Q1 (Q2)	1	Dual N-FETs, 20 V, 25 A, 16 mΩ	Si7232DN	Vishay	3.3 × 3.3 × 1.0 QFN	
		Dual N-FETs, 30 V, 23 A, 25 mΩ	Si7228DN	Vishay	3.3 × 3.3 × 1.0 QFN	
		Dual N-FETs, 30 V, 10 A, 20 mΩ	IRFHM8364	IR	3.3 × 3.3 × 0.9 QFN	
L1, L2	2	1.2 μH, 22 A, 6.8 mΩ	XAL6030-122ME	Coilcraft	6.0 × 6.0 × 3.0	
		1.3 μH, 8.2 A, 16 mΩ	NRS6045-1R3NMGK	Taiyo Yuden	6.0 × 6.0 × 4.5	
L3, L4	2	4.7 μH, 2.7 A, 57 mΩ	XFL4020-472ME	Coilcraft	4.0 × 4.0 × 2.0	
		4.7 μH, 2.0 A, 70 mΩ	NRS4018T-4R7MDGJ	Taiyo Yuden	4.0 × 4.0 × 1.8	
R21	1	38.4 kΩ, resistor, 1%		Various	0402	
R4, R8	2	22 kΩ, resistor, 5%		Various	0402	
R1, R2, R9, R10, R12, R13, R15, R16, R22, R23, R24, R25	12	Resistor, 1%		Various	0402	Value depends on output voltage setting
R3, R7, R11, R14	4	10 kΩ, resistor, 5%		Various	0402	
R17, R18, R19, R20	4	10 kΩ, resistor, 5%		Various	0402	Optional for I ² C Interface

Simplified Applications Diagram for the ADP5050 Powering Xilinx Virtex-7





XPE Power Estimation—Use Cases for Zynq




Note 1: Estimation derived from Xilinx XPE 14.3 "Quick Estimate" tool.
 Note 2: Assumes two A9 cores clocked at 200 MHz and DDR3 memory interface.

Bill of Materials for the ADP5050 Powering Xilinx Zynq


Reference	Quantity	Value	Part Number	Vendor	Footprint (mm)	Notes
U1	1	5-channel micro PMU	ADP5050ACPZ	ADI	7.0 × 7.0 × 0.75 QFN	
U2	1	Dual 300 mA LDO	ADP223ACPZ	ADI	2.0 × 2.0 × 0.55 QFN	
C17, C18, C19, C20, C21, C22, C23	7	1 μF, X5R, 6.3 V	GRM155R60J105KE19D	Murata	0402	
C2, C6, C10, C14	4	0.1 μF, X5R, 16 V	GRM155R61C104KA88D	Murata	0402	
C1, C5, C9, C13	4	10 μF, X5R, 25 V	GRM219R61E106KA12	Murata	0805	
C4, C8, C24	3	47 μF, X5R, 6.3 V	GRM21BR60J476ME15	Murata	0805	
C12, C15	2	22 μF, X5R, 6.3 V	GRM188R60J226MEAO	Murata	0603	
C3, C7, C11, C16	4	2.2 nF, X5R, 25 V	GRM155R61E222KA01D	Murata	0402	
Q1 (Q2)	1	Dual N-FETs, 20 V, 5 A, 54 mΩ	FDMA1024NZ	Fairchild	2.0 × 2.0 × 0.8 QFN	
		Dual N-FETs, 20 V, 3.4 A, 45 mΩ	IRLHS6276	IR	2.0 × 2.0 × 0.8 QFN	
		Dual N-FETs, 20 V, 4.5 A, 46 mΩ	SIA906EDJ	Vishay	2.0 × 2.0 × 0.8 QFN	
L1	1	1.2 μH, 22 A, 6.8 mΩ	XAL6030-122ME	Coilcraft	6.0 × 6.0 × 3.0	
		1.3 μH, 8.2 A, 16 mΩ	NRS6045-1R3NMGK	Taiyo Yuden	6.0 × 6.0 × 4.5	
L2, L3, L4	3	4.7 μH, 2.7 A, 57 mΩ	XFL4020-472ME	Coilcraft	4.0 × 4.0 × 2.0	
		4.7 μH, 2.0 A, 70 mΩ	NRS4018T-4R7MDGJ	Taiyo Yuden	4.0 × 4.0 × 1.8	
R21	1	38.4 kΩ, resistor, 1%		Various	0402	
R4	1	22 kΩ, resistor, 5%		Various	0402	
R8	1	47 kΩ, resistor, 5%		Various	0402	
R1, R2, R5, R6, R9, R10, R12, R13, R15, R16, R22, R23, R24, R25	14	Resistor, 1%		Various	0402	Value depends on output voltage setting
R3, R7, R11, R14	4	10 kΩ, resistor, 5%		Various	0402	
R17, R18, R19, R20	4	10 kΩ, resistor, 5%		Various	0402	Optional for I ² C Interface

Simplified Applications Diagram for the ADP5050 Powering Xilinx Zynq



ADP5050/ADP5051/ADP5052/ADP5053

Quad Buck Switching Regulator with LDO or POR/WDI in LFCSP




¹ Resistor programmable current limit (4 A, 2.5 A, or 1.2 A).


Key Features

- Wide input voltage range: 4.5 V to 15 V
- $\pm 1.5\%$ output accuracy over full temperature range
- 250 kHz to 1.4 MHz adjustable switching frequency
- Adjustable/fixed output options via factory
- Pseudo-DVS: dynamic voltage scaling
- I²C interface with interrupt supportive on fault condition
- CH1/CH2: programmable 1.2 A/2.5 A/4 A sync buck regulator with low-side FET driver
- CH3/CH4: 1.2 A sync buck regulator
- CH5: 200 mA low dropout LDO or watchdog timer and power-on reset
- Precision enable on 0.8 V accurate threshold
- Active output discharge switch
- FPWM/PSM mode selection
- Frequency synchronization input or output
- Power-good flag on selective channels
- Startup with the precharged output
- 48-lead, 7 mm × 7 mm LFCSP package
- -40°C to $+125^{\circ}\text{C}$ junction temperature
- I²C functionality


I²C Functionality



ADP5050 application diagram featuring the I²C interface.



Low input voltage detection on PVIN1.



Overheat function on junction temperature.

Option 1: Resistor programmable output voltage from 0.8 V to $V_{IN} \times 0.85$

Option 2: Fixed output voltage with I²C programmability with these ranges for each channel

[CH1: 0.85 V TO 1.60 V, 25 mV STEP]

[CH2: 3.3 V TO 5.0 V, ~ 300 mV STEP]

[CH3: 1.2 V TO 1.80 V, 100 mV STEP]

[CH4: 2.5 V TO 5.5 V, 100 mV STEP]

ADP5050x output voltage options.

Integrated Power Management Solutions (Micro PMUs)

Part Number	Product Description	V _{in} (V)	V _{out} (V)	Number of Outputs	Output Current (mA)	I ² C	Reset Trip Threshold (V)	Min Reset Timeout (ms)	Typ Watchdog Timeout (ms)	Key Features	Package	Price (\$U.S.)
ADP5022	Dual, 3 MHz buck with 150 mA LDO	Buck: 2.3 to 5.5	Buck: 3.3, 3.0, 2.8, 2.5, 2.3, 2.0, 1.82, 1.8, 1.6, 1.5, 1.3, 1.2, 1.1, 1.0, 0.9, 0.8	2 × buck	600	—	—	—	—	Mode pin, individual enable pins	16-ball WLCSP	1.80
		LDO: 1.7 to 5.5	LDO: 3.3, 3.0, 2.9, 2.8, 2.775, 2.5, 2.0, 1.875, 1.8, 1.75, 1.7, 1.65, 1.6, 1.55, 1.5, 1.2	1 × LDO	150	—	—	—	—			
ADP5023	Dual, 800 mA buck with 300 mA LDO	Buck: 2.3 to 5.5	Adj (0.8 to 3.8)	2 × buck	800	—	—	—	—	Mode pin, individual enable pins	24-lead LFCSP	1.59
		LDO: 1.7 to 5.5	Adj (0.8 to 5.2)	1 × LDO	300	—	—	—	—			
ADP5024	Dual, 1.2 A buck with 300 mA LDO	Buck: 2.3 to 5.5	Adj (0.8 to 3.8)	2 × buck	1200	—	—	—	—	Mode pin, individual enable pins	24-lead LFCSP	1.79
		LDO: 1.7 to 5.5	Adj (0.8 to 5.2)	1 × LDO	300	—	—	—	—			
ADP5033	Dual, 3 MHz buck regulator with dual LDO	Buck: 2.3 to 5.5	Buck: 3.3, 3.0, 2.8, 2.5, 2.3, 2.0, 1.8, 1.6, 1.5, 1.4, 1.3, 1.2, 1.1, 1.0, 0.9	2 × buck	800	—	—	—	—	Mode pin, two enable pins	16-ball WLCSP	1.90
		LDO: 1.7 to 5.5	LDO: 3.3, 3.0, 2.8, 2.5, 2.25, 2.0, 1.8, 1.7, 1.6, 1.5, 1.2, 1.1, 1.0, 0.9, 0.8	2 × LDO	300	—	—	—	—			
ADP5034	Dual, 3 MHz buck regulator with dual LDO	Buck: 2.3 to 5.5	Adj (0.8 to 3.8)	2 × buck	1200	—	—	—	—	Mode pin, individual enable pins	24-lead LFCSP	1.99
		LDO: 1.7 to 5.5	Adj (0.8 to 5.2)	2 × LDO	300	—	—	—	—			
ADP5037	Dual, 3 MHz, 800 mA buck regulator with dual 300 mA LDO	Buck: 2.3 to 5.5	Adj (0.8 to 3.8)	2 × buck	800	—	—	—	—	Mode pin, individual enable pins	24-lead LFCSP	1.69
		LDO: 1.7 to 5.5	Adj (0.8 to 5.2)	2 × LDO	300	—	—	—	—			
ADP5040	3 MHz buck regulator with dual LDO	Buck: 2.3 to 5.5	Adj (0.8 to 3.8)	1 × buck	1200	—	—	—	—	Individual enable pins, mode pin	20-lead LFCSP	1.39
		LDO: 1.7 to 5.5	Adj (0.8 to 5.2)	2 × LDO	300	—	—	—	—			
ADP5041	3 MHz buck regulator with dual LDO, supervisor, and watchdog timer	Buck: 2.3 to 5.5	Adj (0.8 to 3.8)	1 × buck	1200	—	0.5 (adj)	20, 140	102, 1600	Individual enable pins and supervisor, WDI, mode pin, and MR pin	20-lead LFCSP	1.79
		LDO: 1.7 to 5.5	Adj (0.8 to 5.2)	2 × LDO	300	—						
ADP5042	3 MHz buck regulator with dual LDO, supervisor, and dual watchdog timers	Buck: 2.3 to 5.5	Buck: 3.3, 3.0, 2.8, 2.5, 2.3, 2.0, 1.82, 1.8, 1.6, 1.5, 1.4, 1.3, 1.2, 1.1, 1.0, 0.9	1 × buck	800	—	4.63, 3.08, 2.93, 2.63, 2.50, 2.35, 2.068, 1.692	20, 140	102, 1600	Individual enable pins and supervisor, WDI, WDI2, mode pin, and MR pin	20-lead LFCSP	1.99
		LDO: 1.7 to 5.5	LDO: 3.3, 3.0, 2.8, 2.5, 2.25, 2.0, 1.8, 1.7, 1.6, 1.5, 1.2, 1.1, 1, 0.9, 0.8	2 × LDO	300	—						
ADP5043	3 MHz buck regulator with LDO, supervisor, and dual watchdog timers	Buck: 2.3 to 5.5	Buck: 3.3, 3.0, 2.8, 2.5, 2.3, 2.0, 1.82, 1.8, 1.6, 1.5, 1.4, 1.3, 1.2, 1.1, 1.0, 0.9	1 × buck	800	—	4.63, 3.08, 2.93, 2.63, 2.50, 2.35, 2.068, 1.692	20, 140	102, 1600	Individual enable pins and supervisor, WDI, WDI2, mode pin, and MR pin	20-lead LFCSP	1.79
		LDO: 1.7 to 5.5	LDO: 3.3, 3.0, 2.8, 2.5, 2.25, 2.0, 1.8, 1.7, 1.6, 1.5, 1.2, 1.1, 1, 0.9, 0.8	1 × LDO	300	—						
ADP320	Triple, 200 mA LDO	1.8 to 5.5	LD01: 3.3; LD02: 1.8, 3.3; LD03: 1.5	3 × LDO	200	—	—	—	—	Fixed V _{out} options	16-lead LFCSP	0.54
ADP322	Triple, 200 mA LDO	1.8 to 5.5	LD01: 3.3, 2.8, 2.5; LD02: 2.8, 2.5, 1.8; LD03: 1.8, 1.5, 1.2	3 × LDO	200	—	—	—	—	Fixed V _{out} options	16-lead LFCSP	0.54
ADP323	Triple, 200 mA LDO	1.8 to 5.5	Adj (0.5 to 5)	3 × LDO	200	—	—	—	—	Adjustable V _{out} options	16-lead LFCSP	0.54
ADP5050 <i>New</i>	Quad buck regulator + LDO with I ² C	Buck: 4.5 to 15	0.8 to 0.85 × V _{in}	2 × buck	4000 ¹	Yes	—	—	—	I ² C interface with individual enable pins and power good	48-lead LFCSP	4.39
		LDO: 1.7 to 5.5	0.5 to 4.75	2 × buck	1200							
ADP5051 <i>New</i>	Quad buck regulator + POR and WDI with I ² C	Buck: 4.5 to 15	0.8 to 0.85 × V _{in}	2 × buck	4000 ¹	Yes	0.5 (adj)	1, 20, 140, 1120	6.3, 102, 1600, 25,600	I ² C interface with individual enable pins and power good	48-lead LFCSP	4.59
		LDO: 1.7 to 5.5	0.5 to 4.75	2 × buck	1200							
ADP5052 <i>New</i>	Quad buck regulator + LDO	Buck: 4.5 to 15	0.8 to 0.85 × V _{in}	2 × buck	4000 ¹	—	—	—	—	Individual enable pins with power good	48-lead LFCSP	3.59
		LDO: 1.7 to 5.5	0.5 to 4.75	2 × buck	1200							
ADP5053 <i>New</i>	Quad buck regulator + POR and WDI	Buck: 4.5 to 15	0.8 to 0.85 × V _{in}	2 × buck	4000 ¹	—	0.5 (adj)	1, 20, 140, 1120	6.3, 102, 1600, 25,600	Individual enable pins with power good	48-lead LFCSP	3.79
		LDO: 1.7 to 5.5	0.5 to 4.75	2 × buck	1200							
ADP5134 <i>New</i>	Dual, 3 MHz buck regulator with dual LDO	Bucks: 2.5 to 5.5	Adj. (0.8 to 3.8)	2 × buck	1200	—	—	—	—	Precision enables, PGOOD pin	24-lead LFCSP	2.09
		LDOs: 1.7 to 5.5	Adj. (0.8 to 5.2)	2 × buck	300							

¹ Resistor programmable current limit (4 A, 2.5 A, or 1.2 A).


ADP505x Design Tool

ADIsimPower now supports the ADP505x family of multichannel high voltage PMUs. This new family of parts supports 4/5 channels from inputs up to 15 V and with load current up to 4 A per channel. Users can optimize the design by taking into account the thermal contributions of each channel by cascading channels, and even by placing the high current channels in parallel to create an 8 A rail. With the advanced features, users can specify independently each channel's performance from ripple and transient to switching frequency selection from the channels that support half the master frequency. As with all the other tools, evaluation boards are available by requests directly from the tool. Download at download.analog.com/PMP/ADP505x_BuckDesigner.zip.

ADP505x Buck Regulator Design Tool

ADIsimPower™ now supports the ADP505x family of multichannel high voltage PMUs

Take a test drive at download.analog.com/PMP/ADP505x_BuckDesigner.zip





Step 1:

Optimize for size, cost, or efficiency

Step 2:

Specify each channel's operating conditions, including "do not use"



Analog Devices, Inc.
Worldwide Headquarters
Analog Devices, Inc.
One Technology Way
P.O. Box 9106
Norwood, MA 02062-9106
U.S.A.
Tel: 781.329.4700
(800.262.5643,
U.S.A. only)
Fax: 781.461.3113

Analog Devices, Inc.
Europe Headquarters
Analog Devices, Inc.
Wilhelm-Wagenfeld-Str. 6
80807 Munich
Germany
Tel: 49.89.76903.0
Fax: 49.89.76903.157

Analog Devices, Inc.
Japan Headquarters
Analog Devices, KK
New Pier Takeshiba
South Tower Building
1-16-1 Kaigan, Minato-ku,
Tokyo, 105-6891
Japan
Tel: 813.5402.8200
Fax: 813.5402.1064

Analog Devices, Inc.
Southeast Asia
Headquarters
Analog Devices
22/F One Corporate Avenue
222 Hu Bin Road
Shanghai, 200021
China
Tel: 86.21.2320.8000
Fax: 86.21.2320.8222